Discrete multitone (DMT) modulation is a suitable technique to cope with main impairments of broadband indoor power-line channels: spectral selectivity and cyclic time variations. Due to the high-density constellations employed to achieve the required bit-rates, synchronization issues became an important concern in these scenarios. This paper analyzes the performance of a conventional DMT timing recovery scheme designed for linear time-invariant (LTI) channels when employed over indoor power lines. The influence of the channel cyclic short-term variations and the sampling jitter on the system performance is assessed. Bit-rate degradation due to timing errors is evaluated in a set of measured channels. It is shown that this synchronization mechanism limits the system performance in many residential channels. Two improvements are proposed to avoid this end: a new phase error estimator that takes into account the short-term changes in the channel response, and the introduction of notch filters in the timing recovery loop. Simulations confirm that the new scheme eliminates the bit-rate loss in most situations.
INTRODUCTION
The increasing demand for home networking capabilities, along with the recent provisioning of triple-pay services (internet, video, and telephony) by digital subscriber line operators, has generated considerable interest in high-speed indoor power-line communications. Applications range from audio/video distribution and traditional local area networking to the connection of computers and entertainment equipment to the network access gateway. The study presented in this paper concentrates on this scenario. However, it may be also useful for outdoor power-line applications because, since the user modem is located in an indoor network, it also experiences the characteristics of the indoor channels.
The available bandwidth for broadband indoor powerline communications (PLC) extends up to 30 MHz [1] . Channels are frequency-and time-selective, with significant differences between the locations of a specific site. The frequency response introduces remarkably amplitude and phase distortion, with deep notches that appear in a priori unknown positions, and the noise is strongly colored [2, 3] . Time variations have a twofold origin: long-term changes caused by the connection and disconnection of electrical devices, with a time frame in the order of minutes or hours [3] ; and short-term changes due to the dependence of the electrical devices impedance and emitted noise on the instantaneous mains voltage. The latter causes the channel frequency response to exhibit cyclic short-term variations and the noise to present cyclostationary components, both synchronous with the mains [4] .
DMT is an appropriate solution to cope with the aforementioned impairments. The division of the available bandwidth into smaller subbands allows to comply with electromagnetic compatibility (EMC) regulations and to exploit the spectral resources even when they are sparse. Similarly, timevarying channels can be fully exploited by adapting the constellation transmitted in each carrier to the instantaneous channel conditions. Synchronization becomes an important concern when large spectral efficiencies are needed. Timing errors cause attenuation and phase rotation of the symbols, intercarrier interference (ICI) and, if not properly corrected, may result in a severe drift of the symbol timing. Nowadays, the most common procedure to accomplish synchronization is by means of a fixed frequency sampling and a digital phase-locked loop (PLL) [5, 6] . This system performs two main tasks: timing recovery and timing correction. The former estimates the phase error of the received symbols and, by means of a feedback loop, computes the correction to be applied by the latter. When dense constellations are to be employed, the timing correction is carried out with an interpolator filter [5, 7] .
Synchronization issues in scenarios with high signal-tonoise ratio (SNR) carriers have been extensively studied in digital subscriber loop (DSL) applications [5] [6] [7] . However, it has been shown that when the same strategies are employed in power-line channels, their performance can be seriously degraded [8] . This inferior performance has a twofold origin: the short-term variations of the channel response and the jitter of the sampling process [8] . Uncompensated cyclic shortterm variations of the channel, with harmonics of 50 Hz-60 Hz (depending on the mains signal frequency), mislead the estimation of the sampling error. The periodical bias in the phase error estimates can be reduced by narrowing the loop bandwidth, but this also reduces the loop's capacity to track the sampling jitter [8] . The effect of random period instabilities has been extensively studied in the downconversion of orthogonal frequency-division multiplexing (OFDM) signals [9] . In the analog-to-digital conversion, its influence has been always neglected due to the relatively narrowband signals involved (as in asymmetric DSL). However, when sampling broadband signals, the relative magnitude of the jitter with respect to the sampling period increases and its effects cannot be neglected [8, 10] .
In this paper, a new timing recovery scheme for indoor PLC is proposed. To this end, the shortcomings of the conventional strategies designed for DMT systems that operate in LTI channels are firstly revisited [8] . This analysis suggests two direct improvements: to design a phase error estimator that takes into account the magnitude of the cyclic short-term changes in the channel response, and to modify the loop response so that higher attenuation is provided to the harmonics of the cyclic channel variations. Performance gains and computational complexity of both alternatives are presented and discussed.
The rest of the paper is organized as follows. In Section 2, models employed for the channel, the timing jitter, and the DMT receiver are described. Bit-rates obtained with the conventional synchronization scheme in indoor power-line scenarios are given in Section 3. The proposed phase estimator and loop filter are defined in Section 4. Performance improvement and computational load increment of the new scheme are also assessed in this section. Finally, main conclusions drawn from the presented results are summarized in Section 5.
SYSTEM MODEL

Channel model
Provided that the working state of the electrical devices remains unaltered, the channel can be modeled as a linear periodically time-variant (LPTV) system plus a cyclostationary Gaussian noise term (neglecting asynchronous impulse noise). Fortunately, the delay spread of these channels is much smaller than their coherence time, that is, the channels are underspread, and a slow-variation approach can be assumed [4] .
Simulations presented in this paper have been carried out over a set of 24 channels measured in the frequency band from 1 MHz to 20 MHz in two indoor scenarios: 12 in an apartment of about 80 m 2 and 12 in a detached house of about 300 m 2 . A statistical characterization of the frequency responses and the noise instantaneous power spectral densities (IPSD) can be found in [4] . The effect of a bandpass coupling circuit that serves as an antialiasing filter and protects the receiver from the mains signal is included in all cases. Throughout this work, averaged performance values computed using the overall set of channels are always preceded by qualitative results obtained in one of them. A representative apartment channel has been selected to this end. In Figure 1 (a), the modulus of the frequency response, H(t, f ), along the mains cycle has been superimposed (left axis). Figure 1 (b) shows information about phase changes of the frequency response. However, this time only the peak excursion of the phase along a cycle time, defined as
where t ∈ [0, T 0 ) and T 0 = 20 milliseconds, has been depicted (right axis).
As observed, there are no significant amplitude changes, and discarding the 4 dB that occur in the vicinity of the notch, the maximum variation is about 2.5 dB around 1 MHz. On the contrary, remarkable phase changes occur in the 1 MHz to 3 MHz band and in the neighborhood of 5 MHz and 9 MHz.
Noise in this channel is shown in Figure 2 , where the values of the IPSD, S U (t, f ), measured along a mains cycle have been depicted. It is worth noting that differences exceeding 20 dB do occur between 2 MHz and 3 MHz and about 15 dB around 5 MHz.
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Analog-to-digital conversion model
The sampling instants of an analog-to-digital conversion process experience two types of deviation from their nominal values. The first is a systematic effect due to the frequency inaccuracy of the clock that drives the analog-todigital converter (ADC). The influence of this phenomenon in the performance of DMT systems has been widely studied [5] [6] [7] , and will not be considered in this work unless otherwise stated. The second is a random deviation with two components: one due to the fluctuations of the ADC sampling clock period, the so-called oscillator jitter, and another due to the uncertainty in the sampling instant introduced by the sample-and-hold (S&H) circuit of the ADC, the so-called aperture jitter [11] .
The signal generated by an actual sinusoidal oscillator without amplitude instabilities has the form
where φ o (t) is the phase noise that models the random fluctuations caused by the noise sources of the circuit that generates the oscillation [12] . Due to the phase noise, the significant instants of the signal, for example, zero crossings, experience a time deviation from their nominal values. This is the so-called timing jitter or simply jitter, τ o (t), whose relation with the phase noise can be generally approximated by
Random period instabilities can be characterized in the frequency domain by means of the phase noise spectrum, S φo ( f ) [12] . For distant frequencies from the carrier, this magnitude is related with the so-called single-sideband (SSB) phase noise spectrum where S s ( f ) is the PSD of the signal in (2) and dBc/Hz stands for dB below the carrier power in a 1 Hz bandwidth. L( f ) is a very popular magnitude because it can be measured in a quite simple way with a spectrum analyzer. In the time domain, the most employed magnitude is the integrated jitter, σ o , computed as
where f L is usually fixed to 10 Hz and f H to 20 MHz. Phase noise is accurately characterized by means of a power-law model [12, 13] . It approximates S φo ( f ) by a piecewise linear function whose slopes are in the range from −40 dB/decade to 0 dB/decade with 10 dB/decade steps. Jitter values employed in this work have been generated by filtering a Gaussian white noise with a cascade of first-and secondorder transfer functions that approximate the different slopes of the phase noise spectrum. Figure 3 shows the curves corresponding to three 100 MHz state-of-the-art oscillators with integrated jitter values of 20 picoseconds, 10 picoseconds and 5 picosecond. This model is sometimes simplified, for example, when modeling the phase noise of the oscillators employed in the downconversion of OFDM signals, and only the −20 dB/decade slope is considered [9] . This leads to a Lorentzian shape for L( f ) and to an analytically tractable problem [14] . However, it produces excessively optimistic results when used to model the timing jitter of the ADC driving clock.
Even if an ideal oscillator could be used, actual sampling instant would fluctuate due to the aperture jitter, τ A (t). The usual method to model these random instabilities is by means of the aperture phase noise PSD, which is assumed to 4 EURASIP Journal on Advances in Signal Processing 
where σ
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A is the aperture jitter RMS value. Figure 3 depicts the aperture phase noise PSD of a state-of-the-art 12-bit, 100 MHz sampling frequency analog-to-digital converter with 5 picosecond of RMS aperture jitter. As seen, in the frequency band of interest, it is essentially flat.
Provided that the circuit has a well-designed layout, both types of instabilities can be assumed to be independent. Hence, their corresponding PSDs can be summed to obtain the overall jitter, which from now on will be referred to as ADC jitter.
DMT receiver model
The simplified block diagram of an N carrier DMT receiver with an all-digital synchronization scheme is shown in Figure 4 . The incoming signal is oversampled with an unsynchronized clock. Timing error correction is carried out in the time domain by means of an interpolator. The oversampling is performed to reduce the typical performance degradation experienced by interpolator filters in the vicinity of half the Nyquist frequency. By designing interpolator filters according to the technique described in [7] , it can be ensured that signal distortion is essentially due to the timing recovery errors.
As observed, the frequency equalizer (FEQ) that follows the discrete fourier transform (DFT) is performed in two stages. The reason is that according to the statistics of the Doppler spread bandwidth shown in [4] , the taps of a onestage FEQ should be adapted at a rate comparable to that of the synchronization system. This may cause interaction between both adaptive systems and their eventual divergence [15] . Hence, a long-term FEQ (LFEQ) is firstly used to compensate for the long-term changes in the channel response. Since these changes occur at a rate much slower than the symbol rate, the information needed for timing recovery is taken from the output of this stage. Afterwards, a shortterm FEQ (SFEQ) follows the short-term variations of the channel response with respect to its long-term value. Since channels considered in this work do not present long-term changes, the LFEQ compensates for the time-average channel response over the mains cycle.
The timing recovery scheme follows the conventional digital phase-locked loop (PLL) structure: an estimator of the phase errors due to the uncorrected timing errors, a loop filter, and a numerically controlled oscillator (NCO).
CONVENTIONAL TIMING RECOVERY SCHEME
In a first instance, this section describes the conventional timing recovery mechanism employed in DMT systems that operate in LTI channels. To this end, the expressions of the most common phase estimator and loop filter employed in time-invariant channels are firstly presented. Afterwards, the effect of the cyclic changes in the channel over the outputs of the phase estimator and the loop filter is identified and the performance of the overall timing recovery scheme is assessed.
Description
The timing error in the signal r[n] (see Figure 4) varies from sample to sample due to the uncorrected jitter and frequency offset. Assuming an LTI channel and following a similar approach to the one in [6, 7] , it can be shown that in the absence of ISI, the expression of the mth input symbol to the receiver DFT can be expressed as 1
where 
and the kth output of the conventional one-tap FEQ, Y m,k , is given by
where
k is the kth tap of a zero-forcing FEQ. The first term in (8) is the desired symbol, which is attenuated and phase shifted, the second term represents the ICI. Provided that the timing error variation along a DMT symbol is small, the attenuation of the desired symbol and the ICI term can be neglected. Hence, Y m,k can be approximated by
where θ m is the phase error caused by the timing errors which occurred during the mth symbol,
To verify the validity of the approximation in (9), the signalto-distortion ratio (SDR) at the detector input, defined as
has been computed using the expression for Y m,k given in (8) and the one in (9). For simplicity, a DMT system with 512 carriers working in a noiseless flat channel and impaired by an uncorrected sampling offset of 10 ppm is considered. Results are depicted in Figure 5 . As seen, the phase shift is the dominating term in nearly all carriers. The difference between both curves is lower than 1.2 dB except for the low carriers region. However, it should be taken into account that most of the carriers in this latter zone cannot be used because they fall within the reject band of the coupling circuit used to protect the receiver from the mains. Moreover, all the carriers in which the difference between both curves is higher than 2 dB experience SDR values higher than 60 dB. Hence, the channel noise, and not the ICI, will be the limiting term in these carriers.
The phase detector can estimate θ m based on the decided symbols (decision-directed) or using one or more predefined carriers designated as pilots. Pilot-based schemes do not seem to be appropriate for indoor power-line environments due to their larger variance and to the unknown position of the channel frequency response notches. Hence, the former approach has been selected in this work. The maximum likelihood (ML) is probably the most widely employed estimator for this purpose. Assuming correct decisions and Gaussian noise, its expression can be approximated by [5] 
where Im[·] denotes the imaginary part, X * m,k is the complex conjugate of the detector output, SNR k is the signal-to-noise ratio experienced by carrier k, K is the set of carrier indexes utilized in the estimation, and σ 2 Uk is the noise power in the band of carrier k.
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The output of the phase detector is fed to a loop filter, whose transfer function
is selected so that a second-order-type II PLL results [15] . The output of this filter is supplied to the NCO, which computes the timing adjustment to be applied to each sample of the next received symbol. In order to analyze the performance of the ML estimator calculated according to (12) in an LPTV channel with cyclostationary noise, it is convenient to express the symbol index, m in terms of the channel and noise IPSD period. Denoting L = T 0 /T DMT , where T DMT is the DMT symbol period and T 0 is the mains period, m = cL + , where 0 ≤ ≤ L − 1 and c is the cycle index. Assuming that the slow-variation approach holds [4] , the output of the LFEQ at the frequency of carrier k during the th interval of the cth cycle Y c ,k can be expressed as
where H ,k denotes the frequency response of the channel at the frequency of carrier k during the th symbol and U c ,k
is the noise value in carrier k at the output of the th DFT performed in the cth cycle. Since the LFEQ only compensates for the time-averaged value of the frequency response, LFEQ k = H ,k −1 , where · denotes averaging over the variable , the output of the phase detector in (7) would be misled by the cyclic changes of the channel.
Performance
This subsection analyzes the performance of the above synchronization scheme when employed over the 24 measured channels. Qualitative results over the example channel shown in Figures 1 and 2 are firstly presented. Throughout the work, the following system parameters apply unless otherwise stated. A DMT with 512 carriers distributed in the frequency band up to 25 MHz is employed. However, only carriers with indexes 22 ≤ k ≤ 409, that is, in the band from approximately 1 MHz to 20 MHz, are finally used. The sampling frequency is fixed to 1/T s = 100 MHz. The cyclic prefix length cp has been fixed to 226 samples at 1/(2T s ), which ensures that the power of ISI and ICI due to the spectral distortion of the channel will be much lower than the channel noise level. This cyclic prefix length also makes T 0 /T DMT an integer value, which simplifies the subsequent analysis. An ideal equalization is accomplished, that is, the LFEQ and SFEQ are provided with the actual frequency response values. The bitloading process is performed with the objective of maximizing the bit-rate subject to an instantaneous bit error probability of P e = 10 −5 and a transmitter PSD constraint of −20 dBm/kHz. BPSK and square QAM constellations with a maximum of 16 bits/symbol are employed. A system margin of 6 dB is employed. The loop filter is configured for the overall PLL response to be critically dumped. Figure 6 shows the loop filter output when the only nonideal effect introduced by the ADC is a frequency offset of 20 ppm. The equivalent noise bandwidth of the loop is set to 510 Hz. As seen, periodical components caused by the LPTV nature of the channel are manifest at the filter output. They can be diminished by reducing the loop bandwidth. However, this leads to longer convergence times and, therefore, to a reduction in the capacity of the loop to follow timing fluctuations like the ones shown in Figure 3 .
To illustrate the reduced tracking capacity of narrowband loops, Figure 7 depicts the loop output for a 3 Hz sinusoidal input jitter. An LTI channel has been used. As shown, there are no significant amplitude differences for the three considered bandwidths. Moreover, for 10 Hz and 30 Hz, the output amplitude is even greater than for 125 Hz due to the unavoidable peaking that appears in the frequency response of a critically dumped second-order-type II PLL [15] . On the other hand, it is worth noting the remarkably delay increment that occurs for 10 Hz. When the loop bandwidth is large, the group delay is high in frequencies, where the S φo ( f ) of an actual jitter is very small. As the loop bandwidth is reduced, the delay becomes larger in the low frequency region, where the jitter has its most significant components.
Performance of the timing recovery procedure is characterized in terms of the SDR at the detector input and the achievable bit-rate. For small timing errors, the SDR experienced by carrier k in the th interval of each cycle can be expressed as picts the SDR values obtained when the time-variant channel shown in Figures 1 and 2 is employed but no jitter is introduced in the ADC process. Curves in Figure 8 illustrate a clear tradeoff in the selection of the loop bandwidth. For larger loop bandwidths, the SDR is low because phase error estimates are strongly misled by the cyclic short-term variations of the frequency response (the cyclostationary noise has much less influence). As the loop bandwidth is reduced, the SDR increases because channel time variations are attenuated. This process continues until the loop is not able to follow the ADC jitter. From this point on, distortion caused by this phenomenon becomes the dominating term and the SDR degrades very fast.
The ultimate system performance parameter is the achievable bit-rate. However, its exact computation under the considered circumstances is a difficult task. Moreover, values calculated in this way may not reflect the bit-rate attained by an actual system. A practical procedure to determine the bit load of each carrier in a real receiver would estimate the signal-to-noise-and-distortion ratio (SNDR). According to the usual assumption of an additive Gaussian noise and distortion, the most appropriate constellation for each carrier is obtained by means of a predefined lookup table. Figure 9 depicts the bit-rate values obtained with this procedure in the example channel. Two different modulation strategies have been considered: fixed and adaptive. In the fixed one, the same constellation is employed in each carrier throughout the mains period, while in the adaptive one it is adjusted according to the instantaneous conditions to make the most of the periodically varying behavior of the channel.
It can be observed that differences between the bit-rates shown in Figure 9 experience a considerably increment when the loop bandwidth is enlarged. For instance, when the 5 picosecond case is considered, the bit-rate gain obtained with the adaptive system for a 19 Hz bandwidth is about 16% 8 EURASIP Journal on Advances in Signal Processing greater than the one provided by a fixed scheme. When a 160 Hz bandwidth is employed, this gain goes up to about 45%. The reason is that the wider the loop bandwidth is, the larger the magnitude of the channel time variations at the output of the phase detector is, and consequently the greater the dispersion in SDR values is. Figure 9 also shows the great sensitivity of the bit-rate with respect to the bandwidth, especially in the jitter-limited region. Thus, a small bandwidth reduction over the optimum values for the 5 picosecond case may reduce the performance of both the adaptive and the nonadaptive systems, to nearly the ones of the 20 picosecond case. Hence, the investment in a better oscillator is not always productive.
So far, qualitative effects of the jitter and short-time variations in the timing recovery mechanism have been presented. Statistical values of the performance degradation computed over the 24 channels referred to in Section 2.1 are now given. To this end, the bit-rate loss experienced in both scenarios with each oscillator and modulation strategy is computed. Bit-rates obtained in each channel under perfect synchronization conditions are taken as reference for the comparison. The bandwidth employed in all the channels is fixed for each modulation strategy and oscillator. These bandwidths values are computed by averaging the optimum bandwidths of all the channels in the selected configuration. Results are shown in Table 1 . As seen, considerable performance degradation occurs in the apartment channels, especially when the constellation remains fixed throughout the mains cycle. Bit-rate losses are smaller in the detached house due to the inherently worse characteristics of these channels, which are established over longer and more branched links than in the apartment.
Exact values of the performance degradation depend on the set of available constellations, the objective bit error probability, and the system margin [8] . However, the only way to reduce the remarkable bit-rate losses experienced in the apartment channels is to modify the timing recovery scheme.
PROPOSED TIMING RECOVERY SCHEME
The conventional synchronization scheme admits two direct improvements when used in indoor power-line scenarios. Firstly, the phase detector can be matched to the particularities of the problem. This can be accomplished by taking into account the magnitude of the channel time variations before combining the estimates of the phase error obtained in the different carriers. Secondly, the loop filter can be modified to achieve higher attenuation at the harmonics of the mains frequency. This could be done by means of a higher-order loop. However, due to the periodical nature of the estimation bias, the introduction of notch filters is a more suitable solution.
Proposed phase error estimator
Since the probability density function of the channel shortterm variations is not precisely known, a weighted leastsquares (LS) estimator is proposed. Let us denote by φ c ,k the 
where X c ,k is the th decided symbol of the cth cycle in carrier k, Y c ,k is the output value of the LFEQ given in (14) , ϕ c ,k is the phase noise due to the additive channel noise U c ,k , and whose power can be approximated by σ 2 ϕ ,k ≈ 1/(2SNR ,k ), provided that SNR ,k 1 [16] . H ,k is the difference between the channel phase and the LFEQ phase experienced by the th received symbol in carrier k.
The weighted LS estimator of θ c is selected according to
The selection of the carriers to be employed in the phase estimation is a difficult task, as the mean-squared error (MSE) in (18) reveals
The influence of the channel phase variations and the noise in (18) is evident. However, the first and second terms in the square bracket also highlight the importance of the carrier index, since a given channel variation is more harmful in carriers with higher indexes. Similarly, the third term shows that the estimation error depends on the magnitude to be estimated, θ c , which, in turns is also determined by the loop response.
The computation of (17) involves two main difficulties. Firstly, it requires K + 1 divisions, or alternatively the storage of the L · K values of ( H ,k is employed to perform the estimation. The resulting LS estimator will be referred to as modified LS from now on. Figure 10 compares the SDR values experienced by the last carrier in the example channel when using the LS estimator in (17) and the modified LS. The conventional estimator in (12) is included as a reference. A 20 picosecond oscillator jitter is used in all cases. As expected, there are no SDR differences in the region in which distortion is limited by the jitter. On the contrary, the proposed estimators provide considerable gains in the region where the channel variations limit the performance. In addition, it is worth noting that the SDR becomes less sensitive to the loop bandwidth. The steady-state computational load of the modified LS estimator is equal to that of the conventional one and, as shown in Figure 10 , it performs less than 2 dB worse than the LS in a quite wide region. Therefore, it has been selected for the subsequent analysis.
Proposed loop filter
The modified LS estimator has considerably reduced the magnitude of the channel variations in the phase detector output. Additional attenuations can be introduced before supplying the interpolator with the timing adjustment values. Two equivalent methods can be employed to achieve this objective. The first one is to estimate the most important harmonics of phase error signal, for example, by means of the Goertzel algorithm, and to cancel them before entering the NCO. The second one is to eliminate these harmonics by placing notch filters in the loop. Both strategies offer equal performance, but due to the easier stability analysis, the latter one has been selected. The modified loop filter is given by
where H i (z) are the transfer functions of notch filters obtained by applying the bilinear transform to the continuoustime second-order prototypes
with ω z,i = 100πi. Up to three notch filters (M = 3) are employed in this study. Filter parameters have been heuristically selected to minimize the unavoidable resonance that appears in the passband and to achieve narrowband notches. As a result, ξ i is fixed to 0.1 in all filters and ω 0,i = ω z,i k(α), where
The introduction of the notch filters considerably reduces the stability range of the overall loop filter. By means of the Nichols chart [12] of the overall loop frequency response, it has been determined that for M = 3, the loop is stable only for 0 < α < 21.5·10 −3 . However, for α > 10 −2 (BW > 130 Hz) the enormous growing experienced by the resonances in the passband invalidates the resulting frequency response.
Performance obtained with the modified loop is firstly assessed in terms of the SDR. Figure 11 depicts the SDR values experienced by the last carrier in the example channel for different values of M and a 20 picosecond oscillator jitter. The conventional loop, M = 0, has been included as a reference. As observed, gains obtained by using just one notch filter are rather small, while considerable improvement is obtained for M = 2. This is due to the 100 Hz periodicity exhibited by the example channel. It is worth noting that the introduction of the notch filters eases the selection of the loop bandwidth, since the SDR is monotonically increasing for M ≥ 2 in the selected range. Although not shown in Figure 11 , small gains are obtained for M > 3, specially in the apartment channel, in which more than 90% of the system carriers experience less than 150 Hz of Doppler spread [4] .
Bit-rates corresponding to M = 3 and different oscillator jitters are shown in Figure 12 . Values have been computed using the SNDR and a lookup table. The new timing recovery scheme provides remarkable gains with respect to the conventional one (see Figure 9 ). The maximum bit-rate values obtained with the new system are, at least, 13% higher than those obtained with the latter. This gain goes up to 24.5% when the oscillator jitter is 20 picoseconds and a fixed modulation strategy is employed. In addition, the bandwidth selection problem is now easier, since performance is less sensitive to this parameter.
Statistical values of the bit-rate loss computed over the 24 measured channels are now given. The procedure employed for the calculation is analogous to the one employed with the conventional timing recovery scheme. Results are shown in Table 2 . As observed, performance degradation is considerably reduced in the apartment channels, especially when an adaptive modulation strategy is used, and is practically eliminated in the detached house ones. These significant improvements are particularly interesting when the reduced increment in the computational load is taken into account. Thus, the steady-state complexity of the modified LS estimator is equivalent to that of the conventional one, and the six-order filtering of the modified loop is performed only at symbol rate.
CONCLUSIONS
In this paper, the performance of a conventional DMT timing recovery scheme designed for LTI channels has been assessed when employed over indoor power lines.
The two main causes that limit the performance of the conventional strategy have been identified. One is the periodical bias introduced by the channel time variations in the phase error estimates. The other is the timing jitter introduced in the analog-to-digital conversion process. The latter, which is neglected in most studies, has revealed to be of particular importance in this case. It has been shown that optimal parameterization of the conventional scheme results from the tradeoff between attenuation of the cyclic bias and tracking capacity of the loop. Simulations carried out in a set of measured channels have demonstrated that this synchronization scheme limits the system bit-rate in many residential channels.
Two modifications have been proposed to overcome these shortcomings. The first is a new phase error estimator that takes into account the magnitude of the cyclic changes in the channel response. The second is the introduction of notch filters in the loop. This allows to reduce the periodical errors in the timing correction signal while retaining the loop ability to follow the jitter. Simulations confirm that performance degradation caused by the proposed scheme is negligible in most situations.
